Two-dimensional electro-thermal simulations of GaN-based metal-semiconductor fieldeffect transistor are performed in the framework of the drift-diffusion model. The dependence of the hot spot temperature in transistors with many gates on the gate-to-gate pitch is studied. The case of SiC substrate is compared to the case of sapphire substrate. The ambient temperature effect on transistor performance is simulated. The specific of a thermal breakdown in GaN-based devices is discussed. The results obtained can be useful for the optimization of the thermal design for field-effect transistors.
INTRODUCTION
Understanding the self-heating and the temperature effect in GaN-based field-effect transistors (FETs) [1] is an important problem because these devices are promising candidates for ultra-high-power microwave systems, power electronics and high temperature applications [2] [3] [4] . In this paper, two-dimensional (2D) electro-thermal simulations for the GaN metalsemiconductor field-effect transistor (MESFET) are performed in the framework of the driftdiffusion model (DDM). These simulations are executed with the DESSIS software. As is usual, the devices under consideration have a top passivation coating with good thermal insulation properties. Therefore, we will ignore the heat sink from the top of the device as well as heat loss by radiation and convection.
HEAT TRANSFER IN SUBSTRATE
Let us consider heat diffusion from the point and linear heat sources under thermoinsulating passivation coating in simplified transistor structure with lateral boundaries extended to infinity. The heat source is deposited on the top of a thick substrate with thickness L and with thermal conductivity k 1 placed on a half-space heat sink material with thermal conductivity k 2 . The approach based on a method of images [5] can be employed to write explicit form expressions for temperature distribution from the point (q) and linear (σ) heat sources in the substrate.
Due to the symmetry of a schematic two-layer transistor structure, we can consider the doubled heat source (x=L) centered in the layer with thermal conductivity k 1 surrounded by the ambient with thermal conductivity k 2 . For this case, following the method of images, we have temperature distribution in the central layer from the set of heat sources:
Now we can find a temperature distribution in the central layer for the case of the point heat source by superimpose temperature distributions from all point heat sources (r is a transversal coordinate, T 0 is temperature on infinite distance):
Note that for the case of linear heat source, temperature is determined with precision up to an additive constant. This constant makes no sense in consideration of a heat flow. Hence, for the case of a linear heat source, we can write equation for the temperature distribution in the center layer as: 
The dependence of the size of different fractions of a whole heat flow (WHF) through the substrate bottom on parameter K = k 2 /k 1 is presented in Fig. 1(a) for a point heat source and in Fig. 1(b) for a linear heat source. Saturated parts of curves for large K correspond to the case of a perfect heat sink (k 2 →∞) that is the isothermal boundary condition on the substrate bottom surface. From these graphs, we can see that, even for the case of a perfect heat sink, dimension of the heat spreading in the substrate is larger than the substrate thickness. For example, for the case of 0.9 WHF the size of the heat spreading in the substrate is 3 to 5 times larger than substrate thickness. The dimension of the heat spreading in a substrate increases rapidly as the thermal conductivity of the heat sink becomes equal or less than the thermal conductivity of the substrate. In the characteristic case of K = 1 (k 1 = k 2 ) calculations for the case of a point heat source gives the diameter of the 0.9 WHF through the substrate bottom equal to 19.9L. For the linear heat source, we have a size of 0.9 WHF through the substrate bottom equal to 12.6L. Hence, for the case of the same thermal conductivities of two layers, the dimension of the heat spreading at substrate bottom is about 10 to 20 times larger than the substrate thickness.
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A typical field effect transistor have a finite width of the active channel, so the distribution of the temperature and the heat flow in the real devices would be something between two considered cases of point and linear heat sources. Hence, we can conclude that for simulations without significant distortion of a heat flow in the transistor substrate with a perfect heat sink from the substrate bottom surface (isothermal boundary condition), we need a simulation domain with a substrate length more than substrate thickness.
SIMULATION DETAILS
All simulations are performed for the following parameters of the device based on the actual GaN MESFET described in [6] . The doping concentration in the active layer is 3⋅10 17 cm -3 ; the thickness of the active layer is 200 nm; the source -drain separation 5 µm; and the gate length 1.5 µm. The n-type GaN active layer is deposited on the top of a 3 µm thick semiinsulating (SI) GaN buffer (a schematic picture of simulated GaN-based MESFET is shown on inset to Fig. 2(a) ). Although the transistor described in [6] has a sapphire substrate, in this work, we consider the case of a 300 µm thick SiC substrate. SiC has a high thermal conductivity coefficient at room temperature k SiC = 3. boundaries without contacts (particularly lateral boundaries) are of reflective type that gives the zero normal components of electric field, electrons and holes current, and heat flow. That is why we can consider simulated one-gate domain as half of elementary cell of transistor with many gate fingers (see inset to Fig. 2b) . Other details about used boundary conditions are described elsewhere (see TCAD DESSIS manual and [7] ). We assume the Schottky barrier potential height to be 1 eV. For the low-field mobility dependence on temperature and doping concentration, a model [8] specific for GaN has been used. The new modified transferred- 
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electron (MTE) model that is able to replicate the specific electric field dependence of the drift velocity of electrons in GaN has been used [9] . Saturation velocity 1.91 x 10 7 cm/s for 300 K temperature was extracted from the Monte-Carlo simulation results [10] . The linear dependence of saturation velocity on temperature was considered with negative temperature coefficient -6.33 x 10 3 cm s -1 K -1 , that was obtained by fitting the data from the Monte Carlo simulations [11] .
DISCUSSION
Simulations for different substrate lengths in the case of an isothermal boundary condition on substrate bottom surface are shown on Fig. 2 . For the case of electro-thermal simulations of transistor on SiC substrate with 50 µm substrate length, we can see significant degradation of output characteristics with pronounced NDC region and with relatively high temperature of the hot spot. Degradation of output characteristics in the case of 3 mm substrate length is less pronounced. Obtained results are in qualitative agreement with results published in Ref. [12, 13] . Dash curve on Fig. 2a presents isothermal simulations without NDC.
The top curve on Fig. 3 explains how a non-ideal heat sink influences hot spot temperature. In the case of a convective boundary condition on substrate bottom, with typical value of package thermal resistance R th = 0.1 Kcm 2 /W the saturation value of a maximum temperature of hot spot for zero source-gate bias and 50 volts source-drain bias is 190 o C, which is only 40 o C higher than one for the case of an ideal heat sink. Note that temperature saturation occurs at 3 mm substrate length that is order of magnitude larger than for the case of an isothermal boundary condition.
Simulations for the case of sapphire substrate show that the degradation of output characteristics and temperature of the hot spot is significantly larger than for the case of SiC substrate. For example, for the case of zero source-gate bias and for 50 volts source-drain bias, the temperature of the hot spot in the case of sapphire substrate is 250 o C, which is 100 o C larger than in the case of SiC substrate.
On Fig. 4 simulation of temperature effect is presented. Simulations indicates ~ 40% degradation in the saturation current with temperature increase from room temperature to 250 o C that is in good agreement with experimental data [7] .
In addition, we have studied breakdown in GaN-based field-effect transistors. In FETs, the most common type of breakdown is avalanche breakdown under the drain-side edge of the gate. However, in modern devices an advanced gate-design solutions, such as a recessed gate, passivation, and a gate with a field plate, are used to increase gate breakdown voltage. In addition, GaN-based metal-insulator-semiconductor field-effect transistor (MISFET) is promising devices with significantly decreased gate leakage current. Hence, anybody can suggest that the fundamental limit on field-effect transistor performance is the avalanche breakdown at drain. Moreover, our simulations show that, this take place for Si and GaAsbased FETs. However, in GaN, that is wide band gap semiconductor, breakdown electric field order of magnitude higher than in Si and GaAs. Hence, avalanche drain breakdown in GaN FETs should occur at much more higher voltages in comparison with Si and GaAs counterparts. Here question arises: can thermal breakdown in GaN-based FETs occur before development of avalanche at drain?
Upper curve on Fig. 5 shows isothermal simulations with beginning of avalanche breakdown (AB) at drain about 400 V source-drain bias. Lower curve shows electro-thermal 0892-FF13-05. 5 simulation with beginning of thermal breakdown (TB) at about 200 V source-drain bias. In more harsh thermal conditions, thermal breakdown voltage can be even less [14] . Hence, we can conclude that the temperature of hot spot in active channel of GaN FETs can rise up to intrinsic GaN temperature estimated by Neudeck et al. [15] . At the same time, due to the high value of GaN breakdown field, the device can be far from the beginning of avalanche or Zener breakdown. We can suppose that in such conditions, thermal generation of carriers can lead to thermal instabilities or even to development of irreversible thermal breakdown. Note that one of the most promising applications of GaN-based devices is high temperature electronics for ambient temperatures beyond 300 o C [15] . In such harsh conditions of operation, thermal breakdown can be the dominant fault mechanism for GaN-based FETs.
CONCLUSIONS
The electro-thermal simulations performed for the GaN MESFET with many gates and with thermo-insulating passivation show that the gate-to-gate pitch should be larger than the substrate thickness to obtain a minimum hot spot temperature. We conclude that the negative differential conductivity on output characteristics resulted from a degradation of electron mobility associated with an increase of the hot spot temperature in the transistor channel. Simulation of the ambient temperature effect indicates significant degradation in the saturation current with temperature increase. We suppose that in GaN-based FETs thermal breakdown can be dominant fault mechanism.
